Normal view MARC view ISBD view

Behavioral Modelling and Simulation of Clock and Data Recovery Circuit ( ME Thesis)

By: Ghulam Mustafa Channa 19MIAC02 Supervisor - Prof.Dr. Ehsan Ali Buriro.
Contributor(s): Department of Electronic Engineering.
Material type: materialTypeLabelBookPublisher: Nawabshah QUEST 2024Description: 67p.
    average rating: 0.0 (0 votes)
No physical items for this record

There are no comments for this item.

Log in to your account to post a comment.

Copyright © 2018,The QUEST, Nawabshah, Shaheed Benazirabad. All rights reserved
Mr. G. Farooq Channar (Librarian) QUEST, Nawabshah, Sindh, Pakistan 67480.
 Ph#: |   0244-9370381-4 Ext. 2308   Email| lib@quest.edu.pk   Web|  http://www.quest.edu.pk
//